`timescale 1ns / 1ps

module resetExpired(Clock_i,expired_o);

input Clock_i;
output reg expired_o;


always @ (posedge Clock_i)
	if(expired_o == 0)
		begin expired_o <= 1; end


endmodule
